

## **Abstract**

A method for forming a bit line of a semiconductor device wherein a first opening in a P+ S/D region, and then forming a second opening in an N+ S/D region to prevent  
5 increase of the resistance in the N+ source/drain (S/D) region opening during a post etch treatment (PET) for stabilizing the resistance in a P+ S/D region opening is disclosed.